

# Weak memory consistency


Viktor Vafeiadis  
MPI-SWS

University of Kaiserslautern, December 2019

# The illusion of sequential consistency

## Sequential consistency (SC)


- ▶ The standard simplistic concurrency model.
- ▶ Threads access shared memory in an interleaved fashion.



# The illusion of sequential consistency

## Sequential consistency (SC)

- ▶ The standard simplistic concurrency model.
- ▶ Threads access shared memory in an interleaved fashion.



## But...


- ▶ No multicore processor implements SC.
- ▶ Compiler optimizations invalidate SC.

# Weak consistency


Hardware provides **weak consistency**.

- ▶ **Weak memory models**  $\rightsquigarrow$  semantics of shared memory.
- ▶ Every hardware architecture has its own WMM:  
x86-TSO, ARM, Power, Itanium.

## x86-TSO model (2010)



## ARMv8 model (2016)



# Weak consistency examples

## Store buffering (SB)



Initially,  $x = y = 0$

$x := 1;$       $\parallel$       $y := 1;$   
 $a := y$  //0    $\parallel$     $b := x$  //0

## Load buffering (LB)

Initially,  $x = y = 0$

$a := y;$  //1      $\parallel$       $b := x;$  //1  
 $x := 1$           $\parallel$       $y := 1$



## Weak consistency in “real life”

- ▶ Messages may be delayed.


$$\begin{array}{l} \text{MsgX} := 1; \\ a := \text{MsgY}; \quad //0 \end{array} \parallel \begin{array}{l} \text{MsgY} := 1; \\ b := \text{MsgX}; \quad //0 \end{array}$$


- ▶ Messages may be sent/received out of order.


$$\begin{array}{l} \text{Email} := 1; \\ \text{Sms} := 1; \end{array} \parallel \begin{array}{l} a := \text{Sms}; \quad //1 \\ b := \text{Email}; \quad //0 \end{array}$$


# Operational memory models

# A simple concurrent programming language

## Basic domains:

- $r \in \text{Reg}$  – Registers (local variables)
- $x \in \text{Loc}$  – Locations
- $v \in \text{Val}$  – Values including 0
- $i \in \text{Tid} = \{1, \dots, N\}$  – Thread identifiers

## Expressions and commands:

$e ::= r \mid v \mid e + e \mid \dots$   
 $c ::= \text{skip} \mid \text{if } e \text{ then } c \text{ else } c \mid \text{while } e \text{ do } c \mid$   
 $c ; c \mid r := e \mid r := x \mid x := e \mid$   
 $r := \mathbf{FAA}(x, e) \mid r := \mathbf{CAS}(x, e, e) \mid \mathbf{fence}$

**Programs**,  $P : \text{Tid} \rightarrow \text{Cmd}$ , written as  $P = c_1 \parallel \dots \parallel c_N$



## Thread subsystem

- ▶ Thread-local steps:  $c, s \xrightarrow{l} c', s'$ .
- ▶ Interpret sequential programs.
- ▶ Lift them to program steps:  $P, S \xrightarrow{i:l} P', S'$ .

## Storage subsystem (defined by the memory model)

- ▶ Describe the effect of memory accesses and fences.
- ▶  $M \xrightarrow{i:l} M'$  where  $M$  is the state of the storage subsystem.

## Linking the two

- ▶ Either the thread or the storage subsystem make an internal step,  $\varepsilon$ ; or they make matching  $i:l$  steps.
- ▶  $P, S, M \Rightarrow P', S', M'$ .

# The thread subsystem

**Store:**  $s : \text{Reg} \rightarrow \text{Val}$       (Initial store:  $s_0 \triangleq \lambda r. 0$ )

**State:**  $\langle c, s \rangle \in \text{Command} \times \text{Store}$

**Transitions:**

$$\frac{}{\text{skip}; c, s \xrightarrow{\varepsilon} c, s} \qquad \frac{c_1, s \xrightarrow{l} c'_1, s'}{c_1; c_2, s \xrightarrow{l} c'_1; c_2, s'} \qquad \frac{s' = s[r \mapsto s(e)]}{r := e, s \xrightarrow{\varepsilon} \text{skip}, s'}$$

$$\frac{l = R(x, v)}{r := x, s \xrightarrow{l} \text{skip}, s[r \mapsto v]}$$

$$\frac{l = W(x, s(e))}{x := e, s \xrightarrow{l} \text{skip}, s}$$

$$\frac{s(e) \neq 0}{\text{if } e \text{ then } c_1 \text{ else } c_2, s \xrightarrow{\varepsilon} c_1, s}$$

$$\frac{s(e) = 0}{\text{if } e \text{ then } c_1 \text{ else } c_2, s \xrightarrow{\varepsilon} c_2, s}$$

$$\frac{}{\text{while } e \text{ do } c, s \xrightarrow{\varepsilon} \text{if } e \text{ then } (c; \text{while } e \text{ do } c) \text{ else skip}, s}$$

# The thread subsystem: RMW and fence commands

## Fetch-and-add:

$$\frac{l = U(x, v, v + s(e))}{r := \mathbf{FAA}(x, e), s \xrightarrow{l} \mathbf{skip}, s[r \mapsto v]}$$

## Compare-and-swap:

$$\frac{l = R(x, v) \quad v \neq s(e_r)}{r := \mathbf{CAS}(x, e_r, e_w), s \xrightarrow{l} \mathbf{skip}, s[r \mapsto 0]}$$

$$\frac{l = U(x, s(e_r), s(e_w))}{r := \mathbf{CAS}(x, e_r, e_w), s \xrightarrow{l} \mathbf{skip}, s[r \mapsto 1]}$$

## Fence:

$$\frac{}{\mathbf{fence}, s \xrightarrow{F} \mathbf{skip}, s}$$

# Lifting to concurrent programs


**State:**  $\langle P, S \rangle \in \text{Program} \times (\text{Tid} \rightarrow \text{Store})$

- ▶ Initial stores:  $S_0 \triangleq \lambda i. s_0$
- ▶ Initial state:  $\langle P, S_0 \rangle$

**Transition:**

$$\frac{P(i), S(i) \xrightarrow{l} c, s}{P, S \xrightarrow{i:l} P[i \mapsto c], S[i \mapsto s]}$$

# SC storage subsystem



**Machine state:**  $M : \text{Loc} \rightarrow \text{Val}$

- ▶ Maps each location to its value.
- ▶ Initial state:  $M_0 \triangleq \lambda x. 0$   
(i.e., the memory that maps every location to 0)

**Transitions:**

$$\frac{l = W(x, v)}{M \xrightarrow{i:l} M[x \mapsto v]}$$

$$\frac{l = R(x, v) \quad M(x) = v}{M \xrightarrow{i:l} M}$$

$$\frac{l = U(x, v_r, v_w) \quad M(x) = v_r}{M \xrightarrow{i:l} M[x \mapsto v_w]}$$

$$\frac{l = F}{M \xrightarrow{i:l} M}$$

## SC: Linking the thread and storage subsystems

SILENT

$$\frac{P, S \xrightarrow{i:\varepsilon} P', S'}{P, S, M \Rightarrow P', S', M}$$


NON-SILENT

$$\frac{P, S \xrightarrow{i:l} P', S' \quad M \xrightarrow{i:l} M'}{P, S, M \Rightarrow P', S', M'}$$

### Definition (Allowed outcome)

- ▶ An *outcome* is a function  $O : \text{Tid} \rightarrow \text{Store}$ .
- ▶ An outcome  $O$  is *allowed* for a program  $P$  under SC if there exists  $M$  such that  $P, S_0, M_0 \Rightarrow^* \text{skip} \parallel \dots \parallel \text{skip}, O, M$ .

# TSO storage subsystem





## The state consists of:

- ▶ A memory  $M : \text{Loc} \rightarrow \text{Val}$
- ▶ A function  $B : \text{Tid} \rightarrow (\text{Loc} \times \text{Val})^*$   
assigning a *store buffer* to every thread.

## Initial state: $\langle M_0, B_0 \rangle$ where

- ▶  $M_0 = \lambda x. 0$  (the memory maps 0 to every location)
- ▶  $B_0 = \lambda i. \epsilon$  (all store buffers are empty)

# TSO storage subsystem transitions

WRITE

$$\frac{l = W(x, v)}{M, B \xrightarrow{i:l} M, B[i \mapsto \langle x, v \rangle \cdot B(i)]}$$

PROPAGATE

$$\frac{B(i) = b \cdot \langle x, v \rangle}{M, B \xrightarrow{i:\epsilon} M[x \mapsto v], B[i \mapsto b]}$$

READ

$$\frac{\begin{array}{l} l = R(x, v) \\ B(i) = \langle x_n, v_n \rangle \cdot \dots \cdot \langle x_2, v_2 \rangle \cdot \langle x_1, v_1 \rangle \\ M[x_1 \mapsto v_1][x_2 \mapsto v_2] \dots [x_n \mapsto v_n](x) = v \end{array}}{M, B \xrightarrow{i:l} M, B}$$

RMW

$$\frac{l = U(x, v_r, v_w) \quad B(i) = \epsilon \quad M(x) = v_r}{M, B \xrightarrow{i:l} M[x \mapsto v_w], B}$$

FENCE

$$\frac{l = F \quad B(i) = \epsilon}{M, B \xrightarrow{i:l} M, B}$$

# TSO: linking thread and storage subsystems

SILENT-THREAD

$$\frac{P, S \xrightarrow{i:\varepsilon} P', S'}{P, S, M, B \Rightarrow P', S', M, B}$$

SILENT-STORAGE

$$\frac{M, B \xrightarrow{i:\varepsilon} M', B'}{P, S, M, B \Rightarrow P, S, M', B'}$$

NON-SILENT

$$\frac{P, S \xrightarrow{i:l} P', S' \quad M, B \xrightarrow{i:l} M', B'}{P, S, M, B \Rightarrow P', S', M', B'}$$

## Definition (Allowed outcome)

An outcome  $O$  is *allowed* for a program  $P$  under TSO if there exists  $M$  such that  $P, S_0, M_0, B_0 \Rightarrow^* \mathbf{skip} \parallel \dots \parallel \mathbf{skip}, O, M, B_0$ .

# Axiomatic memory models

# An alternative way of defining the semantics

## Declarative/axiomatic concurrency semantics

- ▶ Define the notion of a program *execution*  
(generalization of an execution trace)
- ▶ Map a program to a set of executions
- ▶ Define a *consistency* predicate on executions
- ▶ Semantics = set of consistent executions of a program

### Exception: “catch-fire” semantics

- ▶ Existence of at least one “bad” consistent execution implies undefined behavior.


# Executions

## Events

- ▶ Reads, Writes, Updates, Fences

## Relations

- ▶ Program order,  $po$  (also called “sequenced-before”,  $sb$ )
- ▶ Reads-from,  $rf$



## Definition (Label)

A *label* has one of the following forms:

$$R \ x \ v_r \quad W \ x \ v_w \quad U \ x \ v_r \ v_w \quad F$$

where  $x \in \text{Loc}$  and  $v_r, v_w \in \text{Val}$ .

## Definition (Event)

An *event* is a triple  $\langle id, i, l \rangle$  where

- ▶  $id \in \mathbb{N}$  is an event identifier,
- ▶  $i \in \text{Tid} \cup \{0\}$  is a thread identifier, and
- ▶  $l$  is a label.

## Definition (Execution graph)

An *execution graph* is a tuple  $\langle E, po, rf \rangle$  where:

- ▶  $E$  is a finite set of events
- ▶  $po$  (“*program order*”) is a partial order on  $E$
- ▶  $rf$  (“*reads-from*”) is a binary relation on  $E$  such that:
  - ▶ For every  $\langle w, r \rangle \in rf$ 
    - ▶  $typ(w) \in \{W, U\}$
    - ▶  $typ(r) \in \{R, U\}$
    - ▶  $loc(w) = loc(r)$
    - ▶  $val_w(w) = val_r(r)$
  - ▶  $rf^{-1}$  is a function  
(that is: if  $\langle w_1, r \rangle, \langle w_2, r \rangle \in rf$  then  $w_1 = w_2$ )




## Some notations

Let  $G = \langle E, po, rf \rangle$  be an execution graph.

- ▶  $G.E \triangleq E$
- ▶  $G.po \triangleq po$
- ▶  $G.rf \triangleq rf$
- ▶  $G.R \triangleq \{r \in E \mid \text{typ}(r) = R \vee \text{typ}(r) = U\}$
- ▶  $G.W \triangleq \{w \in E \mid \text{typ}(w) = W \vee \text{typ}(w) = U\}$
- ▶  $G.U \triangleq \{u \in E \mid \text{typ}(u) = U\}$
- ▶  $G.F \triangleq \{f \in E \mid \text{typ}(f) = F\}$
- ▶  $G.R_x \triangleq G.R \cap \{r \in E \mid \text{loc}(r) = x\}$
- ▶ ...

# Mapping programs to executions: Example

## Store buffering (SB)

$$\begin{array}{l} x = y = 0 \\ x := 1 \parallel y := 1 \\ a := y \parallel b := x \end{array}$$


## Consistency predicate

Let  $X$  be some consistency predicate (on execution graphs)

### Definition (Allowed outcome under a declarative model)

An outcome  $O$  is *allowed* for a program  $P$  under  $X$  if there exists an execution graph  $G$  such that:

- ▶  $G$  is an execution graph of  $P$  with outcome  $O$ .
- ▶  $G$  is  $X$ -consistent.

### Exception: “catch-fire” semantics

... or if there exists an execution graph  $G$  such that:

- ▶  $G$  is an execution graph of  $P$ .
- ▶  $G$  is  $X$ -consistent.
- ▶  $G$  is “bad”.

# Completeness

The most basic consistency condition:

## Definition (Completeness)

An execution graph  $G$  is called *complete* if

$$\text{codom}(G.\text{rf}) = G.\text{R}$$

*i.e.*, *every* read reads from *some* write.

## Sequential consistency

*the result of any execution is the same as if the operations of all the processors were executed in some sequential order, respecting the order specified by the program*

*[Lamport, 1979]*

# Sequential consistency [Lamport]

## Definition

Let  $sc$  be a total order on  $G.E$ .  $G$  is called *SC-consistent* wrt  $sc$  if the following hold:

- ▶ If  $\langle a, b \rangle \in G.po$  then  $\langle a, b \rangle \in sc$ .
- ▶ If  $\langle a, b \rangle \in G.rf$  then  $\langle a, b \rangle \in sc$  and there does not exist  $c \in G.W_{loc}(b)$  such that  $\langle a, c \rangle \in sc$  and  $\langle c, b \rangle \in sc$ .

## Definition

An execution graph  $G$  is called *SC-consistent* if the following hold:


- ▶  $G$  is complete.
- ▶  $G$  is SC-consistent wrt some total order  $sc$  on  $G.E$ .

# SB example


## Store buffering (SB)

$$\begin{array}{l} x = y = 0 \\ x := 1 \parallel y := 1 \\ a := y \parallel b := x \end{array}$$

### Allowed



### Forbidden



# Sequential consistency (Alternative)

## Definition (Modification order (aka coherence order))

$mo$  is called a *modification order* for an execution graph  $G$  if  $mo = \bigcup_{x \in Loc} mo_x$  where each  $mo_x$  is a total order on  $G.W_x$ .

## Definition (Alternative SC definition)

An execution graph  $G$  is called *SC-consistent* if the following hold:

- ▶  $G$  is complete
- ▶ There exists a modification order  $mo$  for  $G$  such that  $G.po \cup G.rf \cup mo \cup rb$  is acyclic where:
  - ▶  $rb \triangleq G.rf^{-1}; mo \setminus id$  (from-reads / reads-before)



## Theorem

*The two SC definitions are equivalent.*

## Proof (sketch).

### Lamport SC $\Rightarrow$ alternative SC:

- ▶ Take  $\text{mo}_x \triangleq [W_x]; \text{sc}; [W_x]$ .
- ▶ Then,  $G.\text{po} \cup G.\text{rf} \cup \text{mo} \cup \text{rb} \subseteq \text{sc}$ .

### Alternative SC $\Rightarrow$ Lamport SC:

- ▶ Take  $\text{sc}$  to be any total order extending  $G.\text{po} \cup G.\text{rf} \cup \text{mo} \cup \text{rb}$ . □

## Relaxing sequential consistency

- ▶ SC is very expensive to implement in hardware.
- ▶ It also forbids various optimizations that are sound for sequential code.

What most hardware guarantee and compilers preserve is “SC-per-location” (aka *coherence*).

### Definition

An execution graph  $G$  is called *coherent* if the following hold:

- ▶  $G$  is complete
- ▶ For every location  $x$ , there exists a total order  $sc_x$  on all accesses to  $x$  such that:
  - ▶ If  $\langle a, b \rangle \in [RW_x]; G.po; [RW_x]$  then  $\langle a, b \rangle \in sc_x$
  - ▶ If  $\langle a, b \rangle \in [W_x]; G.rf; [R_x]$  then  $\langle a, b \rangle \in sc_x$  and there does not exist  $c \in G.W_x$  such that  $\langle a, c \rangle \in sc_x$  and  $\langle c, b \rangle \in sc_x$ .

## Alternative definition of coherence I

SC:  $po \cup rf \cup mo \cup rb$  is acyclic

COH:  $po|_{loc} \cup rf \cup mo \cup rb$  is acyclic

### Definition


Let  $mo$  be a modification order for an execution graph  $G$ .  $G$  is called *coherent wrt*  $mo$  if  $G.po|_{loc} \cup G.rf \cup mo \cup rb$  is acyclic (where  $rb \triangleq G.rf^{-1}; mo \setminus id$ ).

### Theorem

*An execution graph  $G$  is coherent iff the following hold:*

- ▶  *$G$  is complete*
- ▶  *$G$  is coherent wrt some modification order  $mo$  for  $G$ .*

# “Bad patterns” I



$a := x // 1$

$x := 1$

no-future-read




$r := \mathbf{CAS}(x, 1, 1) // 1$

rmw-1


## Recall:

- ▶  $W$  is either a write or an RMW.
- ▶  $R$  is either a read or an RMW.


# “Bad patterns” II

$$\begin{array}{l} x := 1 \\ x := 2 \end{array} \parallel \begin{array}{l} a := x // 2 \\ a := x // 1 \end{array}$$



coherence-ww



coherence-rw



coherence-wr




coherence-rr

## “Bad patterns” III



rmw-2



atomicity

In coherent executions, an RMW event may only read from its immediate **mo**-predecessor.

## Alternative definition of coherence II

### Theorem

Let  $mo$  be a modification order for an execution graph  $G$ .

$G$  is *coherent* wrt  $mo$  iff the following hold:

- ▶  $rf; po$  is irreflexive. (no-future-read)
- ▶  $mo; po$  is irreflexive. (coherence-ww)
- ▶  $mo; rf; po$  is irreflexive. (coherence-rw)
- ▶  $rf^{-1}; mo; po$  is irreflexive. (coherence-wr)
- ▶  $rf^{-1}; mo; rf; po$  is irreflexive. (coherence-rr)
- ▶  $rf$  is irreflexive. (rmw-1)
- ▶  $mo; rf$  is irreflexive. (rmw-2)
- ▶  $rf^{-1}; mo; mo$  is irreflexive. (rmw-atomicity)

## Examples (aka “litmus tests”)

### Coherence test

$$\begin{array}{l} x = 0 \\ x := 1 \quad \parallel \quad x := 2 \\ a := x \text{ // } 2 \quad \parallel \quad b := x \text{ // } 1 \end{array}$$

### Store buffering

$$\begin{array}{l} x = y = 0 \\ x := 1 \quad \parallel \quad y := 1 \\ a := y \text{ // } 0 \quad \parallel \quad b := x \text{ // } 0 \end{array}$$



## Parallel increment

$$x = 0$$
$$a := \mathbf{FAA}(x, 1) \parallel b := \mathbf{FAA}(x, 1)$$

Guarantees that  $a = 1 \vee b = 1$ .

Can we implement locks in this semantics?

## Spinlock implementation

lock(*l*) :

$r := 0;$

**while**  $\neg r$  **do**

$r := \mathbf{CAS}(l, 0, 1)$

unlock(*l*) :

$l := 0$

## Implementing locks?

Under COH, the spinlock implementation does not guarantee mutual exclusion.

### Spinlock implementation

lock(*l*) :

*r* := 0;

**while**  $\neg r$  **do**

*r* := **CAS**(*l*, 0, 1)

unlock(*l*) :

*l* := 0

### Lock example

**lock**(*l*)

*x* := 1

*a* := *y* //0

**unlock**(*l*)

**lock**(*l*)

*y* := 1

*b* := *x* //0

**unlock**(*l*)

## Message passing

More generally, COH is often too weak:


```
x = y = 0
x := 42; || a := y;
y := 1   || while ¬a do a := y;
          || b := x //0
```

```
x = y = 0
x := 42; || a := y; //1
y := 1   || b := x //0
```

MP is a common programming idiom.

How can we disallow the weak behavior?

# Supporting message passing



## Solution:

- ▶ Strengthen the notion of an “observed” write.
- ▶ In other words, make  $rf$ -edges “synchronizing.”

## Release/acquire (RA) memory model

SC:  $po \cup rf \cup mo \cup rb$  is acyclic

COH:  $po|_{1oc} \cup rf \cup mo \cup rb$  is acyclic

RA:  $(po \cup rf)^+|_{1oc} \cup mo \cup rb$  is acyclic

### Definition

Let  $mo$  be a modification order for an execution graph  $G$ .

$G$  is called *RA-consistent wrt*  $mo$  if  $(po \cup rf)^+|_{1oc} \cup mo \cup rb$  is acyclic for some modification order  $mo$  for  $G$  (where  $rb \triangleq G.rf^{-1}; mo \setminus id$ ).

### Definition

An execution graph  $G$  is *RA-consistent* if the following hold:

- ▶  $G$  is complete
- ▶  $G$  is RA-consistent wrt some modification order  $mo$  for  $G$ .

## Alternative definition of RA consistency

### Theorem

Let  $mo$  be a modification order for an execution graph  $G$ .  $G$  is **RA-consistent wrt**  $mo$  iff the following hold:

- ▶  $(po \cup rf)^+$  is irreflexive. (no-future-read)
- ▶  $mo; (po \cup rf)^+$  is irreflexive. (coherence-ww)
- ▶  $rf^{-1}; mo; (po \cup rf)^+$  is irreflexive. (coherence-wr)
- ▶  $rf^{-1}; mo; mo$  is irreflexive. (rmw-atomicity)

# The C/C++11 memory model

COH < RA < SC

- ▶ Revisit the MP idiom:

$$\begin{array}{l} x := 42 \\ y := 1 \end{array} \parallel \begin{array}{l} a := y \\ \mathbf{while} \neg a \mathbf{do} a := y \\ b := x \quad //0 \end{array}$$

- ▶ We only need the last read of  $y$  to synchronize.
- ▶ Idea: introduce *access modes*.

$$\begin{array}{l} x :=_{\text{rlx}} 42 \\ y :=_{\text{rel}} 1 \end{array} \parallel \begin{array}{l} a := y_{\text{rlx}} \\ \mathbf{while} \neg a \mathbf{do} a := y \\ a := y_{\text{acq}} \\ b := x_{\text{rlx}} \quad //0 \end{array}$$



# Happens-before

Each memory accesses has a *mode*:

- ▶ Reads: **rlx**, **acq**, or **sc**
- ▶ Writes: **rlx**, **rel**, or **sc**
- ▶ RMWs: **rlx**, **acq**, **rel**, **acq-rel**, or **sc**

“Strength” order  $\sqsubseteq$  is given by:



Synchronization:

$$G.sw = [W^{\sqsupseteq rel}]; G.rf; [R^{\sqsupseteq acq}]$$

Happens-before:

$$G.hb = (G.po \cup G.sw)^+$$

## Towards C/C++11 memory model

SC:  $po \cup rf \cup mo \cup rb$  is acyclic

COH:  $po|_{loc} \cup rf \cup mo \cup rb$  is acyclic

RA:  $(po \cup rf)^+|_{loc} \cup mo \cup rb$  is acyclic

C11:  $hb|_{loc} \cup rf \cup mo \cup rb$  is acyclic

### Definition

Let  $mo$  be a modification order for an execution graph  $G$ .  $G$  is called *C11-consistent wrt  $mo$*  if  $hb|_{loc} \cup rf \cup mo \cup rb$  is acyclic (where  $rb \triangleq G.rf^{-1}$ ;  $mo \setminus id$ ).

### Definition

An execution graph  $G$  is C11-consistent if the following hold:

- ▶  $G$  is complete
- ▶  $G$  is C11-consistent wrt some modification order  $mo$  for  $G$ .

# The C/C++11 memory model

non-atomic   □   relaxed   □   release/  
acquire   □   sc

The full C/C++11 is more general:

- ▶ Non-atomics for non-racy code (the default!)
- ▶ Four types of fences for fine grained control
- ▶ SC accesses to ensure sequential consistency if needed
- ▶ More elaborate definition of `sw` (“release sequences”)

# C11 model through examples

## C11 model through examples

1

```
int a = 0;  
int x = 0;  
a = 42; || if(x == 1){  
x = 1; ||     print(a);  
||     }  
|| }
```

# C11 model through examples

1


```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1; ← race print(a);
        || }

```

# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1;   ||     print(a);
         ||     }
```



2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(x_rlx == 1){
x_rlx = 1; ||     print(a);
           ||     }
```

# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1; ← race print(a);
        || }

```

2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(x_rlx == 1){
x_rlx = 1; ← race print(a);
        || }

```



# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1;   ← race print(a);
        || }

```

2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
xrlx = 1; ← race print(a);
        || }

```

3

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xacq == 1){
xrel = 1; || print(a);
        || }

```

# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1; ← race print(a);
        }
        }
```

2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
xrlx = 1; ← race print(a);
        }
        }
```

3

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xacq == 1){
xrel = 1; → rf print(a);
        }
        }
```

# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1;   ← race print(a);
        || }

```

2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
xrlx = 1; ← race print(a);
        || }

```

3

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xacq == 1){
xrel = 1; ← rf print(a);
        || sw }

```

# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1;    ← race print(a);
          || }
          ||
```

2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
xrlx = 1; ← race print(a);
          || }
          ||
```

3

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xacq == 1){
xrel = 1; ← rf print(a);
          ||   sw }
          ||
```

4

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
fencerel;   fenceacq;
xrlx = 1;   print(a);
          || }
          ||
```

# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1;    ← race print(a);
          || }
          ||
```

2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
xrlx = 1; ← race print(a);
          || }
          ||
```

3

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xacq == 1){
xrel = 1; ← sw → rf print(a);
          || }
          ||
```

4

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
fencerel; ← rf → fenceacq;
xrlx = 1; print(a);
          || }
          ||
```

# C11 model through examples

1

```
int a = 0;
int x = 0;
a = 42; || if(x == 1){
x = 1;    ← race print(a);
          || }
```

2

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
xrlx = 1; ← race print(a);
          || }
```


3

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xacq == 1){
xrel = 1; ← rf print(a);
          || } ← sw
```

4

```
int a = 0;
atomic_int x = 0;
a = 42; || if(xrlx == 1){
fencerel; ← rf fenceacq;
xrlx = 1; ← sw print(a);
          || }
```

# The “synchronizes-with” relation




$$sw \triangleq ([W^{\text{rel}}] \cup [F^{\text{rel}}]; po); rf; ([R^{\text{acq}}] \cup po; [F^{\text{acq}}])$$

## Fence modes



# Release sequences (RMW's)

$$\begin{array}{l} x_{\text{rlx}} := 42; \\ y_{\text{rel}} := 1 \end{array} \parallel \begin{array}{l} a := \mathbf{FAI}_{\text{rlx}}(y); \text{ // } 1 \end{array} \parallel \begin{array}{l} b := y_{\text{acq}}; \text{ // } 2 \\ c := x_{\text{rlx}}; \text{ // } 0 \end{array}$$


$$\text{sw} \triangleq ([W^{\exists \text{rel}}] \cup [F^{\exists \text{rel}}]; \text{po}); \text{rf}^+; ([R^{\exists \text{acq}}] \cup \text{po}; [F^{\exists \text{acq}}])$$



### Definition (Race in C11)

Given a C11-execution graph  $G$ , we say that two events  $a, b$  **C11-race** in  $G$  if the following hold:

- ▶  $a \neq b$
- ▶  $\text{loc}(a) = \text{loc}(b)$
- ▶  $\{\text{typ}(a), \text{typ}(b)\} \cap \{W, U\} \neq \emptyset$
- ▶  $\text{na} \in \{\text{mod}(a), \text{mod}(b)\}$
- ▶  $\langle a, b \rangle \notin \text{hb}$  and  $\langle b, a \rangle \notin \text{hb}$

$G$  is called **C11-racy** if some  $a, b$  C11-race in  $G$ .

# C11 consistency

## Definition

Let  $mo$  be a modification order for an execution graph  $G$ .  
 $G$  is called *C11-consistent wrt*  $mo$  if:

- ▶  $hb|_{loc} \cup rf \cup mo \cup rb$  is acyclic (where  $rb \triangleq G.rf^{-1}; mo \setminus id$ ).
- ▶ ...**sc**... ?

## Definition

An execution graph  $G$  is C11-consistent if the following hold:

- ▶  $G$  is complete
- ▶  $G$  is C11-consistent wrt some modification order  $mo$  for  $G$ .

## SC conditions

- ▶ The most involved part of the model, due to the possible mixing of different access modes to the same location.
- ▶ Changed in C++20
- ▶ *If there is no mixing of SC and non-SC accesses*, then additionally require acyclicity of  $hb \cup mo_{sc} \cup rb_{sc}$ .

### Further reading:

- ▶ *Overhauling SC atomics in C11 and OpenCL*. Mark Batty, Alastair F. Donaldson, John Wickerson, POPL 2016.
- ▶ *Repairing sequential consistency in C/C++11*. Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, Derek Dreyer, PLDI 2017.

## Repaired SC condition for fences

$$\begin{aligned} \text{eco} &\triangleq (\text{rf} \cup \text{mo} \cup \text{rb})^+ && \text{(extended coherence order)} \\ \text{psc}_F &\triangleq [F^{\text{sc}}]; (\text{hb} \cup \text{hb}; \text{eco}; \text{hb}); [F^{\text{sc}}] && \text{(SC fence order)} \end{aligned}$$

### Condition on SC fences

$\text{psc}_F$  is acyclic

### Example: SB with fences


$$\begin{array}{c} x = y = 0 \\ \begin{array}{l} x_{\text{rlx}} := 1; \\ \text{fence}(\text{sc}); \\ a := y_{\text{rlx}}; // 0 \end{array} \quad \parallel \quad \begin{array}{l} y_{\text{rlx}} := 1; \\ \text{fence}(\text{sc}); \\ b := x_{\text{rlx}}; // 0 \end{array} \end{array}$$

**X** behavior disallowed

Reduction from RA to SC

## Reduction to SC (robustness)

For TSO, it suffices to have a fence between every racy write & subsequent racy read.



For RA, we need more fences. Recall the IRIW example:

### Independent reads of independent writes (IRIW)

$$x := 1 \quad \parallel \quad \begin{array}{l} a := x; \quad //1 \\ b := y \quad //0 \end{array} \quad \parallel \quad \begin{array}{l} x = y = 0 \\ c := y; \quad //1 \\ d := x \quad //0 \end{array} \quad \parallel \quad y := 1$$

## What is the semantics of SC fences?

From C11, we had:

$$\begin{aligned} \text{eco} &\triangleq (\text{rf} \cup \text{mo} \cup \text{rb})^+ && \text{(extended coherence order)} \\ \text{psc}_F &\triangleq [F^{\text{sc}}]; (\text{hb} \cup \text{hb}; \text{eco}; \text{hb}); [F^{\text{sc}}] && \text{(partial SC fence order)} \end{aligned}$$

and required that  $\text{psc}_F$  is acyclic.

That is,

### Definition (RA consistency with fences)

An execution graph  $G$  is *RA-consistent* iff there exists some modification order  $\text{mo}$  for  $G$  such that:

- ▶  $G$  is complete,
- ▶  $(\text{po} \cup \text{rf})^+|_{\text{loc}} \cup \text{mo} \cup \text{rb}$  is acyclic, and
- ▶  $\text{psc}_F$  is acyclic.

### Theorem

*An execution graph  $G$  is RA-consistent iff there exists a total order  $sc$  on  $G.F^{sc}$  and a modification order  $mo$  for  $G$  such that:*

- ▶  *$G$  is complete,*
- ▶  *$(po \cup rf \cup sc)^+$  is irreflexive, and*
- ▶  *$(po \cup rf \cup sc)^*$ ;  $eco$  is irreflexive.*



## Theorem

Let  $G$  be an RA-consistent execution graph. If

- ▶ For every  $G$ -racy events  $a, b$ , if  $\langle a, b \rangle \in (G.\text{po} \cup G.\text{rf})^+$ , then  $\langle a, c \rangle, \langle c, b \rangle \in (G.\text{po} \cup G.\text{rf})^+$  for some fence event  $c$ .

Then,  $G$  is SC-consistent.


# Proof of the simple reduction theorem (1/2)

Recall:

- ▶ Recall SC-consistency :  $po \cup rf \cup mo \cup rb$  is acyclic.
- ▶ Let  $hb \triangleq (po \cup rf \cup sc)^+$  and  $K \triangleq (mo \cup rb) \setminus hb$ .
- ▶ It suffices to prove :  $hb \cup K$  is acyclic.

Consider minimal cycle in  $(hb \cup K)$ .

- ▶ Cycles with  $\leq 1$   $K$ -edges disallowed by RA consistency.
- ▶ Cycle with two  $K$ -edges:




# Proof of the simple reduction theorem (1/2)

Recall:

- ▶ Recall SC-consistency :  $po \cup rf \cup mo \cup rb$  is acyclic.
- ▶ Let  $hb \triangleq (po \cup rf \cup sc)^+$  and  $K \triangleq (mo \cup rb) \setminus hb$ .
- ▶ It suffices to prove :  $hb \cup K$  is acyclic.

Consider minimal cycle in  $(hb \cup K)$ .

- ▶ Cycles with  $\leq 1$   $K$ -edges disallowed by RA consistency.
- ▶ Cycle with two  $K$ -edges:




# Proof of the simple reduction theorem (1/2)

Recall:

- ▶ Recall SC-consistency :  $po \cup rf \cup mo \cup rb$  is acyclic.
- ▶ Let  $hb \triangleq (po \cup rf \cup sc)^+$  and  $K \triangleq (mo \cup rb) \setminus hb$ .
- ▶ It suffices to prove :  $hb \cup K$  is acyclic.


Consider minimal cycle in  $(hb \cup K)$ .

- ▶ Cycles with  $\leq 1$   $K$ -edges disallowed by RA consistency.
- ▶ Cycle with two  $K$ -edges:




## Proof of the simple reduction theorem (2/2)

Finally, consider a cycle with three or more  $K$ -edges.



## Proof of the simple reduction theorem (2/2)

Finally, consider a cycle with three or more  $K$ -edges.



## Proof of the simple reduction theorem (2/2)

Finally, consider a cycle with three or more  $K$ -edges.

